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Finite field multiplication is an important primitive in many applications, among
which cryptography the most notable. In order to provide a higher resistance against
cryptanalysis, cryptographic parameters are continuously growing in size, which con-
stitutes a serious problem for cryptosystems designers. Firstly, the growth of para-
meters increases the required time, area and the power consumption of cryptographic
operations. Secondly, it renders useless any unscalable hardware components. Ac-
cordingly, it is essential to implement all primitive operations in a way that limits
these effects.
Following these lines, this thesis introduces a novel formulation of finite field mul-
tiplication. In the new formulation, all inputs and outputs of the finite field multiplier
are communicated in a serial manner, thus the name serial-serial. It is possible to
modify any finite field multiplier to allow for serial-serial behavior (e.g. by adding
serial-to-parallel and parallel-to-serial registers). However, our formulation exhibits
the serial-serial behavior with no modification whatsoever to the multiplier interface
and without affecting its performance. Moreover, we present some implementation
enhancements that can be applied to the resulting structures.
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Chapter 1
Introduction
1.1 An Overview
Finite field multiplication is an important primitive that is employed in many ap-
plications, among which cryptography the most notable. Cryptographic parameters
are continuously growing in size to provide a higher resistance against cryptanalysis,
which constitutes a serious problem for cryptosystems designers. Firstly, the growth of
parameters increases the execution time and the power consumption of cryptographic
operations. Secondly, it renders useless any non-scalable hardware components. Ac-
cordingly, it is essential to implement all primitive operations in a way that limits
these effects.
Following these lines, this thesis introduces a novel formulation that can solve
one of the problems that are associated with the cryptographic applications, namely,
1
2the width of the busses used to transfer the inputs and output of the multiplier. The
growth of cryptographic parameters size influences directly the size of busses required
to transfer them. The wider the busses, the more difficult the placement and routing
on the chip becomes.
To counter this problem, our novel formulation exhibits a behavior that is purely
serial-serial, i.e. all inputs and the output of the finite field multiplier are communi-
cated serially, one digit at a time.
Obviously, it is possible to modify any available finite field multiplier to allow for
serial-serial behavior (e.g. by adding serial-to-parallel and parallel-to-serial registers
or by adding pipelining delays), resulting in increased time and/or area requirements.
However, our formulation exhibits an inherent serial-serial behavior with no modifi-
cation whatsoever to the multiplier interface and without sacrificing its performance
(time and/or area) compared to other popular formulations. This has been achieved
by manipulating the mathematical description of the finite field multiplication oper-
ation to get an inherently serial-serial formulation.
Then, we present some implementation enhancements that can be applied to the
resulting structures to enhance various aspects of their performance. These enhance-
ments are well-known in the field and many more implementation enhancements can
be borrowed from available structures.
31.2 Scope of the Thesis
Finite field multiplication encapsulates two slightly different operations, namely, mul-
tiplication in prime fields and multiplication in extension fields. However, the deep
structural similarity between these two operations allows for a unifying notation to
be adopted and for a unified formulations to be worked out. Moreover, multiplica-
tion in a finite ring of integers (a.k.a. modular or modulo multiplication), which is
the generic version of prime field multiplication, can be also included in the unifying
notation. Accordingly, all the results of our work are applicable to any of these three
operations unless otherwise stated.
These operations can be described in various levels of abstraction, like:
1. The mathematical description.
2. The functional description (a.k.a. dataflow).
3. The Time-space mapping of the dataflow to one or more functional units.
4. The implementation of functional units.
In this work, the time-space mapping of finite field multiplication dataflows to
functional units will be addressed. The aim is to come up with a new time-space
mapping that has the property of being inherently serial-serial without compromising
its performance.
41.3 Main Contributions
The main contributions of this work are the following:
1. Proposing a unified formulation for finite field and modulo multiplication that
is inherently serial-serial.
2. Designing a generic serial-serial finite field and modulo multiplier as a realization
of the aforementioned formulation.
3. Proposing some implementation enhancements for the resulting structures.
1.4 Organization of the Thesis
This document proceeds as follows. Chapter 2 presents a brief but sufficient back-
ground on some related abstract algebraic concepts. Chapter 3 reviews some of the
existing finite field multiplication formulations and implementations. Chapter 4 in-
troduces and examines the novel serial-serial formulation. It also provides a generic
design for a serial-serial finite field multiplier. Chapter 5 lists and discuses some im-
plementation enhancements that can be applied to enhance various features of the
resulting structures. Chapter 6 concludes this document and discusses some areas for
future work.
Chapter 2
Algebraic Preliminaries
2.1 Introduction
This chapter aims to provide a brief, but sufficient, coverage of the mathematical
concepts often referred to throughout this work. Abstract algebra textbooks, like
[8] and [46], and some cryptography reference books, like [39], can be consulted for
a more extensive treatment of these concepts. Moreover, a generalized polynomial
representation for finite field elements is introduced as it is used throughout this
thesis.
This chapter is organized as follows. Firstly, the key concepts of algebraic groups
and rings are discussed with examples. These are used then to introduce fields with a
discussion of their main features and types. After that, polynomial rings are discussed
and used to explain extension finite fields. The chapter is closed by introducing a
5
6generalized polynomial representation for finite field elements of different type.
2.2 Groups and Rings
In order to define finite fields, it is essential to introduce the notions of a group and
a ring. A group is constructed on a set of elements using a binary operation that has
specific properties. The following definition outlines these properties.
Definition 2.1 (Groups) A group (G,×) is a set G associated with a binary oper-
ation × defined on G such that the following requirements are satisfied:
1. Closure: a× b ∈ G for all a, b ∈ G.
2. Associativity: (a× b)× c = a× (b× c) for all a, b, c ∈ G.
3. Identity: there exists e ∈ G such that a× e = e× a = a for all a ∈ G.
4. Inverse: there exists a−1 ∈ G such that a× a−1 = a−1 × a = e for all a ∈ G.
Furthermore, a group is called abelian (or commutative) if it satisfies the Commutivity
axiom, i.e. a× b = b× a for all a, b ∈ G.
This definition uses the multiplicative notation, in which the binary operation is
denoted as × and the inverse of an element a is denoted as a−1. This notation is
commonly used when the binary operation resembles multiplication, e.g. multiplica-
tion modulo a positive integer. In such notation, the identity element is labeled “1”.
7In case the binary operation resembles addition, the additive notation is used instead
where + denotes the operation, −a denotes the inverse of a, and the identity element
is labeled“0”.
An example of a group is the set of integers Z under addition, where the identity
element is 0 and the inverse of an integer a is −a. A group can be finite or infinite
based on the number of its elements. For a finite groups, the number of elements is
referred to as the group order. On the other hand, the order of an element a in a
finite group is the smallest integer c such that ac = e, where e is the identity element.
The order of a group is divisible by the order of any of its elements. A finite group of
order n can be represented as an n×n table. If the group is abelian, the table would
be diagonally symmetric.
Example 2.1 (A finite group) The set Z5 = {0, 1, 2, 3, 4} under the operation of
addition modulo 5 is a finite group represented by table 2.1. It can be shown that 0
is the additive identity and that, for example, the inverse of the element 4 is 1 since
4 + 1 = 0.
+ 0 1 2 3 4
0 0 1 2 3 4
1 1 2 3 4 0
2 2 3 4 0 1
3 3 4 0 1 2
4 4 0 1 2 3
Table 2.1: Z5 under Addition Modulo 5
A ring can be created by augmenting a second binary operation to a group.
8Definition 2.2 (Rings) A ring (R,+,×) is a set R associated with two binary op-
erations, + and ×, defined on R such that the following requirements are satisfied:
1. (R,+) is an abelian group.
2. Closure under ×: a× b ∈ R for all a, b ∈ R.
3. Associativity under ×: (a× b)× c = a× (b× c) for all a, b, c ∈ R.
4. Distributivity of × over +: a× (b+ c) = (a× b) + (b× c) for all a, b, c ∈ R.
Furthermore, a ring is commutative if it satisfies the Commutivity axiom, i.e. a×b =
b× a for all a, b ∈ R.
In a ring R, if the operation × has an identity element, the ring is called a ring with
identity. An example of a commutative ring is the set of integers Z under addition
and multiplication. Another example is the set Zn = {0, 1, . . . , n − 1}, which is a
commutative ring under the addition and multiplication modulo n.
2.3 Fields
Definition 2.3 (Fields) A field F is a commutative ring with identity in which all
the nonzero elements of F form an abelian group under multiplication.
In other words, the field is a combination of two abelian groups. The first group
is additive, containing all elements of the field, and has the identity of “0”. The other
9one is multiplicative, containing all elements but the “0”, and has an identity of “1”.
While the set of rational numbers Q is an example of a field, Z is an example of a
ring that is not a field, since the only elements that have multiplicative inverses are
1 and -1 .
A field that has a finite number of elements is called a finite field, or a Galois field,
after the French 19th century mathematician Evariste Galois. A finite field is either
a prime field or an extension field. As the name indicates, prime fields have orders of
prime numbers. Accordingly, Zn, which has been already mentioned as a ring under
addition and multiplication modulo n, is a field if and only if n is a prime number.
A prime field can be denoted as Zp, Fp or GF(p), where p is the order of the field.
An extension field, on the other hand, has an order of pm, where p is a prime
and m > 1. As its name indicates, such field is created by extending the prime field
Fp where m denotes the degree of extension. Extension fields are denoted as Fpm or
GF(pm). A more elaborate discussion of extension fields will follow in section 2.5.
In general, a finite field can be denoted as Fq where q = p
m and m ≥ 1. The
multiplicative group, i.e. nonzero elements, of Fq is denoted F
∗
q. An interesting fact
is that all finite fields of the same order are isomorphic, i.e. have similar structures,
even if they are represented differently. In other words, these fields can be made
identical by only renaming their elements.
The simplest example of a finite field is F2 or GF(2), since any field must have
the elements “0” and “1” by definition. Table 2.2 shows the definition of addition
and multiplication operation in F2. Addition in F2 is equivalent to logical XOR while
10
multiplication is equivalent to logical AND.
+ 0 1
0 0 1
1 1 0
× 0 1
0 0 0
1 0 1
Table 2.2: Addition and Multiplication in F2
2.4 Polynomials Rings
Before discussing the representation and operations of extension fields, it is essential
to study polynomials defined over finite fields. Such polynomial can be written as
f(x) =
n∑
i=0
fiµ
i = f0 + f1x+ f2x
2 + . . .+ fnx
n (2.1)
where the coefficients fi are elements of a finite field Fp, x is an indeterminate, and
deg f(x) = n is a positive integer. Moreover, fn is called the leading coefficient while
f0 is the constant term. The set of such polynomials is labeled Fp[x]. Addition can
be defined on the elements of this set as
f(x) + g(x) =
max(degf,degg)∑
i=0
(fi + gi)x
i (2.2)
It is important to emphasize that, since fi and gi are both elements of Fp, their
addition is performed mod p. In other words, there is no carry between terms of
different degrees. Multiplication is defined in a similar way, namely,
f(x)g(x) =
degf∑
i=0
(
degg∑
j=0
(figj)x
i+j
)
(2.3)
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Accordingly, the degree of the product is deg f+deg g. It has been shown that Fp[x]
defines an infinite commutative ring under polynomial addition and multiplication.
Polynomial operations can be performed modulo a given polynomial, e.g. f(x). In
this case, the result of conventional polynomial addition or multiplication has to be
reduced by division over f(x) and the remainder of division is reported as the result
of the operation. The resulting set, along with the modular polynomial addition and
multiplication, defines a finite commutative ring that is denoted Fp[x]/f(x).
Example 2.2 (Modular Polynomial Multiplication) Let a(x) = x3 +x+1 and
b(x) = x2 + 1 in F2[x]/f(x) where f(x) = x
4 + 1. It is required to calculate a(x)b(x).
Looking at f(x), note that x4 = −1 = 1. With all operations on coefficients performed
modulo 2:
(x3 + x+ 1)(x2 + 1) = x5 + x2 + x+ 1
= x(x4 + 1) + x2 + 1
= x2 + 1
A polynomial in Fp[x] that is not divisible by any other polynomial in that ring
is said to be prime or irreducible polynomial. Table 2.3 shows the factorization of all
the polynomials over F2 of degree ≤2.
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Polynomial Factorization
1 Irreducible
x Irreducible
x+ 1 Irreducible
x2 xx
x2 + 1 (x+ 1)(x+ 1)
x2 + x x(x+ 1)
x2 + x+ 1 Irreducible
Table 2.3: Factorization of Polynomials over F2 with degree ≤ 2
2.5 Extension Finite Fields
If f(x), used to define the ring Fq[x]/f(x), is a prime polynomial over the field Fq,
then Fq[x]/f(x) is a finite field, namely the extension finite field denoted Fqm , where
m = degf .
A root α of the irreducible polynomial with degree m over Fq can be used to
construct a field if the order of α is qm − 1. Irreducible polynomials with such roots
are called primitive polynomials. The powers {αi}q
m
−2
i=0 form an abelian group under
multiplication. By adding the element “0”, the resulting set becomes an abelian
group under addition. Accordingly, a finite field is constructed. Elements of the field
can be represented as powers of α, polynomials of degree m− 1, or vectors of length
m with coefficients from Fq.
The previous construction can be performed with any primitive polynomial of
a given degree, and hence these polynomials are called generator polynomials. The
degree m of the generator polynomial is the extension degree of the field, while q is
the characteristic of the field. The field from which the extension was made, i.e. Fq,
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is always contained within the extension field as a subfield.
It would be helpful to consider the analogy to the set of complex numbers, C,
which is actually an extension of the of the field of real numbers, R. The extension is
defined by the element i, a root of an irreducible polynomial x2− 1. In this case, the
extension degree is 2 and the reduction of higher powers of i is performed according
to the rule i2 = −1. However, in the case of extension finite fields, the reduction rule
is governed by the generator polynomial used to construct the field.
Example 2.3 (Extending F2 to F23) The extension of F2 to F23 can be made by
taking the first qm − 1 = 23 − 1 = 7 powers of a root α of an irreducible polynomial,
e.g. g(x) = x3 + x + 1 and adding “0”. The elements of the extension field would
be 0, 1, α, α2, . . . , α6, and the operations of addition and multiplication are carried
modulo g(x).
Table 2.4 shows the elements of the field in exponential, polynomial and vector
form. This means that α3 + α + 1 = 0, i.e. α3 = α + 1 over F2 and, for example,
α4 = α3α = (α+ 1)α = α2 + α.
2.6 Generalized Polynomial Representation of Fi-
nite Field Elements
The representation of finite field elements is a key subject when it comes to the
implementation of finite field operations. Although the two classes of finite fields, i.e.
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Exponential form Polynomial form Vector form
α−∞ 0 000
α0 1 001
α1 α 010
α2 α2 100
α3 α+ 1 011
α4 α2 + α 110
α5 α2 + α+ 1 111
α6 α2 + 1 101
Table 2.4: Elements of F23 with g(x) = x
3 + x+ 1
prime and extension fields, have essentially different structures, their representations
can be unified. Such unification allows one to abstract over the type of the field,
enabling the development of general formulations for field operations regardless of
the field type. For that reason, a generalized polynomial representation is adopted
throughout this work.
A generalized polynomial representation of finite field elements can be written as
f(µ) =
m−1∑
i=0
fiµ
i = f0 + f1µ+ f2µ
2 + . . .+ fm−1µ
m−1 (2.4)
where symbols are interpreted based on the type of the field as follows:
• In case of Fp, µ denotes the radix of the representation, fi is a radix-µ digit,
and m is the number of radix-µ digits required to represent the prime p.
• In case of Fpm , µ denotes the root of the irreducible polynomial, i.e. α, while fi
is a digit polynomial whose coefficients are in Fp and m is the extension degree
of the field.
Chapter 3
Finite Field Multiplication
3.1 Introduction
This chapter reviews the definition of finite field multiplication and the notation
used to describe it. Moreover, it discusses some representative examples of its im-
plementations. Lastly, the application of finite field multiplication in cryptography is
discussed.
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3.2 Overview of Finite Field Multiplication
3.2.1 Definition and Notation
Finite field multiplication operation is very similar to conventional multiplication
operation (either integer multiplication in case of Fp or polynomial multiplication in
case of Fpm) with a single key difference, namely, that the product has to be a member
of the field. This requires the reduction of the result in case it falls out of the field.
Example 3.1 (Finite field multiplication) In F13, the multiplication of 5 by 2
results in 10, while the multiplication of 5 by 3 results in 2 (5 × 3 = 15, which is
divided by 13 to generate 2 as a remainder).
Finite field multiplication can be described as follows. Given two elements, X and
Y , of a field Fq, then X and Y can be represented in a polynomial form as follows.
X =
d−1∑
i=0
xiµ
i (3.1)
Y =
d−1∑
i=0
yiµ
i (3.2)
where d is the maximum number of digits required to represent the field elements,
and
• in case of a prime fields, i.e. q is prime, µ = 2r is the radix and xi and yi are
radix-2r digits that can be represented in a redundant form.
17
• in the case of a extension field, i.e. q = pm is a power of a prime number, µ = αr,
α is the root of the generator polynomial, and xi and yi are digit polynomials
of X and Y , respectively, whose coefficients are elements of Fp.
The result of the finite field multiplication of X and Y , denoted by R, is given by
R = XY mod G(µ) (3.3)
where
G(µ) =
d∑
i=0
giµ
i (3.4)
and where
• in case of a prime field, G(µ) is the field order, p, and gi is a radix-2
r digit that
could be represented in a redundant form.
• in the case of a extension field, G(µ) is the generator polynomial and gi is a
digit polynomial of G(µ) with coefficients that are elements of Fp.
3.2.2 Implementing Finite Field Multiplication
In general, finite field multiplication can be performed in two major modes:
Reduction-after-multiplication. In this mode, conventional multiplication is per-
formed first. Then, the result is reduced to make sure that it falls in the field.
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A major disadvantage of this mode is its hardware requirements such as the
need for a double-word bus to carry the product to the reduction unit.
Reduction-during-multiplication. In this mode, the finite field result of field mul-
tiplication is obtained by applying reduction to the partial products of the con-
ventional multiplication operation as they are generated and accumulated. This
mode is much more adopted due to its inherent hardware efficiency.
Finite field reduction can be performed iteratively starting by either the least-
significant or the most-significant digit of the quantity to be reduced. Montgomery
multiplication [41] is a famous reduction-during-multiplication algorithm that starts
from the least-significant position. The original Montgomery algorithm was proposed
for modular multiplication and is based on binary representation of elements. How-
ever, it has been generalized since then for finite fields as well as for higher radix
representation of the elements of the field [49].
In Montgomery multiplication, each digit of X, starting with the least significant
digit, is multiplied by Y . The reduction is carried out from the least significant digit,
since the least significant digits are generated first. The algorithm can be described
using the following iteration
Ri = xiY + (µ
−1Ri−1 mod G(µ)) (3.5)
Accordingly, the final result will have the form
R = XY µ−d mod G(µ) (3.6)
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The factor µ−d is inherent in all least-significant-digit-first finite field multiplica-
tion algorithms as a result of the division by µ in each iteration as shown in equation
3.5.
Least-significant-digit-first algorithms are more natural for Fp due to the carry
propagation from the least to most significant digits. However, these algorithms are
not usually used for Fpm due to the absence of carry propagation. For Fpm , most-
significant-digit-first algorithms are more efficient since they do not result in any
additional scaling factor such as that in equation 3.5 and produce an un-scaled result
at the end of the multiplication algorithm.
Least-significant-digit-first and most-significant-digit-first algorithms can be im-
plemented using a variety of structures. Most of the existing structures are effectively
based on different time-space mapping of the dataflow diagrams of the finite field mul-
tiplication operation.
On one end of the spectrum, an array of processing elements is used, where each
processing element performs the computation of a single node in the two-dimensional
dataflow. Such realizations are referred to as parallel implementations. Parallel im-
plementations are not efficient for large word-lengths such as those encountered in
cryptography due to their large area and power requirements.
The other end of the spectrum is to use one processing element to implement
the operation of all the nodes in the two-dimensional dataflow. Such realizations are
usually referred to as serial implementations. Serial implementations are not efficient
for large word lengths such as those encountered in cryptography due to their long
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execution time.
Other variations of the basic serial finite field multiplication algorithms have also
been proposed where a digit of one operand is multiplied by a block of another
operand. A single digit-block multiplier is used to carry out the complete multiplica-
tion in a serial fashion. Usually, the block size is larger than the digit size to speed
up the computations of the basic serial multiplier. As a consequence, such multipli-
cation algorithms require different bus-widths between the memory module and the
digit-block multiplier module.
Another implementation style is mapping dataflow graphs into a linear array of
processing elements. The mapping can be done in one of two ways: (i) by project-
ing along the vertical axis to obtain the serial-parallel implementation, or (ii) by
projecting along the horizontal-axis to obtain the serial-serial implementation.
In serial-parallel structures, the digits of one of the input operands are fed serially
while the digits of the other input operand must be fed in parallel since they are all
required at every cycle. The advantage of the serial-parallel realization is that the
first digit of the product needed to perform field reduction is obtained after an initial
delay of one cycle. Defining the initial delay as the number of cycles required before
the first digit of the result needed for field reduction is obtained, it is clear that the
serial-parallel realization inherently has an initial delay which is independent of the
word length. The drawbacks of the serial-parallel realizations are as follows:
• it requires parallel loading of the digits of one of the operands, since the digits
of one of the operands are all required at every cycle. It is significant to note
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that the use of parallel transfer of data back and forth from memory and the
multiplication structures is a major drawback for large word lengths such as
those encountered in cryptography. The reason is that parallel loading for
large wordlength requires large bus-widths which are costly in area and have a
significant impact on the execution time.
• it also has to support serial loading of the other operand and hence the hardware
must support buses with different bus-widths between the memory module and
the multiplier module; one being for parallel communication and one for serial
communication.
The major advantage of serial-serial implementations is that all the operand com-
munications are serial in nature and hence no parallel loading is needed. It should be
noted that both serial multiplication structures and serial-serial multiplication real-
izations require only serial communication for all operands and hence require buses
with the same bus width. Serial-serial multipliers have the advantage of requiring
less number of memory accesses than their serial counterparts. Also, to achieve the
same execution time, the bus width of the serial multiplier needs to be higher than
that needed in the serial-serial multiplier. Both of these features make serial-serial
multiplier ideal for low power devices such as smart cards.
It should be noted that serial-parallel multipliers can be modified by loading the
operand whose digits are needed at every cycle serially one digit at a time into a
serial-in-parallel-out register. The drawback is that this will incur an initial delay
prior to the commencement of the multiplication operation, which is dependent on
the word length.
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3.2.3 Some Existing Serial-serial Finite Field Multipliers
Serial-serial structures that do not require all the digits of all the operands in every
cycle have been proposed. One such structure was reported in [61]. However, such
structures have a major drawback in that the initial delay and clock cycle are depen-
dent on the word length of the operands. For large word lengths such as those in
cryptography, this long initial delay and clock cycle represent a significant drawback.
The authors of the structure in [61] use extra pipelining registers to make the
initial delay and the clock cycle independent of the word length. It is significant to
note that the use of extra pipelining registers will significantly increase the hardware
and will require additional clock cycles, which are proportional to the word length.
A serial-serial finite field reduction structure is disclosed in the U.S. Patent Num-
ber 5,101,431 of Even for “Systolic Array for Modular Multiplication”. However, as
disclosed therein, the initial delay and clock cycle are dependent on the word length
of the operands. For large word lengths such as those in cryptography, the long initial
delay and clock cycles are a draw back. The patent also discloses the use of extra
pipelining registers to make the initial delay and the clock-cycle independent of the
word length. It is significant to note that the use of extra pipelining registers will
significantly increase the hardware and will require additional clock-cycles, which are
proportional to the word length.
Another serial-serial structure is disclosed in a published patent application of
Mellott et al. Number 2002/0161810 entitled “Method and Apparatus for Multipli-
cation and/or Modular Reduction Processing.” In this structure the initial delay and
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clock-cycle are also dependent on the word-length. However, to reduce the effect of
word length dependency, the inventors use a multi-port adder, which may be im-
plemented for example as a tree adder. This will reduce the effect of word length
dependency, but it will not eliminate it completely.
It is also significant to note that the use of a multi-port adder will lead to an
irregular structure, and hence the structure is not systolic, i.e. it is not modular, and
requires irregular communication.
Therefore there is a need for a realization which (i) allows serial loading of all
needed operands, and (ii) has an initial delay and clock cycle which are inherently
independent of the word length.
It should also be noted that any new realization must allow for scalability, which is
an additional requirement for the application of finite field multiplication in cryptog-
raphy. Scalable multiplication structures are those that can be reused or replicated in
order to generate long-precision results independently of the data path precision for
which the unit was originally designed. Scalability is needed because the key lengths
could be increased for higher security. Any cryptographic hardware such as smart
cards should not become obsolete with a new key length.
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3.3 Applications of Finite Field Multiplication in
Cryptography
Due to the security requirements of data transfer and digitization, the current need
for cryptography for data security mechanism is ever growing. The basic principle
of cryptography is that a plaintext is converted into a ciphertext through encryption
using a particular encryption key. When a receiver receives the ciphertext, decryption
with a key that is related to the encryption key can recover the plaintext. Because the
data is transferred or stored as ciphertext, data security is achieved since an adversary
cannot interpret the ciphertext.
In particular, public-key cryptography enables secure communication between
users that have not previously agreed upon any shared keys. This is most often
done using a combination of symmetric and asymmetric cryptography: public-key
techniques are used to establish user identity and a common symmetric key, and a
symmetric encryption algorithm are used for the encryption and decryption of the
actual messages. The former operation is called key agreement. Prior establishment
is necessary in symmetric cryptography, which uses algorithms for which the same
key is used to encrypt and decrypt a message. Public-key cryptography, in contrast,
is based on key pairs. A key pair consists of a private key and a public key. As
the names imply, the private key is kept private by its owner, while the public key
is made public (and typically associated to its owner in an authentic manner). In
asymmetric encryption, the encryption step is performed using the public key, and
decryption using the private key. Thus the encrypted message can be sent along an
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insecure channel with the assurance that only the intended recipient can decrypt it.
The use of cryptographic key pairs is disclosed in the U.S. Patent of Hellman
Number 4,200,770. The Hellman patent also disclosed the application of key pairs
to the problem of key agreement over an insecure communication channel. The algo-
rithms specified in the aforementioned patent relies for their security on the difficulty
of the mathematical problem of finding a discrete logarithm.
In order to undermine the security of a discrete-logarithm based crypto-algorithm,
an adversary must be able to perform the inverse of finite field exponentiation (i.e.,
solve a discrete logarithm problem). There are mathematical methods for finding a
discrete logarithm (e.g., the Number Field Sieve), but these algorithms would take
an unreasonably long time using sophisticated computers when certain conditions are
met in the specification of the crypto algorithm.
In particular, it is necessary for the used numbers involved to be large enough.
The larger the numbers used, the more time and computing power is required to find
the discrete logarithm and break the cryptosystem. On the other hand, very large
numbers lead to very long public keys and transmissions of cryptographic data. The
use of very large numbers also requires large amounts of time and computational
power in order to perform the crypto algorithm. Thus, cryptographers are always
looking for ways to minimize the size of the numbers involved, and the time and
power required, in performing the encryption and/or authentication algorithms. The
payoff for finding such a method is that cryptography can be done faster, cheaper, and
in devices that do not have large amounts of computational power (e.g., hand-held
smart-cards).
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A discrete-logarithm based crypto-algorithm can be performed in any mathemat-
ical setting in which certain algebraic rules hold true. In mathematical language, the
setting must be a finite cyclic group. The choice of the group is critical in a crypto-
graphic system. The discrete logarithm problem may be more difficult in one group
than in another for which the numbers are of comparable size. The more difficult
the discrete logarithm problem, the smaller the numbers that are required to im-
plement the crypto-algorithm while maintaining the same level of security. Working
with smaller numbers is easier, more efficient and requires less storage compared to
working with larger numbers. So, by choosing the right group, a user may be able to
work with smaller numbers, make a faster cryptographic system, and get the same,
or better, cryptographic strength than from another cryptographic system that uses
larger numbers.
3.3.1 Elliptic Curve Cryptography
A method of adapting discrete-logarithm based algorithms to the setting of elliptic
curves was disclosed independently by V. Miller in [40] and N. Koblitz in [31]. It
appears that finding discrete logarithms in this kind of group is particularly difficult.
Thus elliptic curve-based crypto algorithms can be implemented using much smaller
numbers than in a finite-field setting of comparable cryptographic strength. Hence,
the use of elliptic curve cryptography is an improvement over finite-field based public-
key cryptography. The Elliptic Curve Cryptosystem relies upon the difficulty of the
Elliptic Curve Discrete Logarithm Problem (ECDLP) to provide its effectiveness as a
cryptosystem. Using multiplicative notation, the problem can be described as: given
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points B and Q in the group, find a number k such that Bk = Q; where k is called the
discrete logarithm of Q to the base B. Using additive notation, the problem becomes:
given two points B and Q in the group, find a number k such that kB = Q.
In an Elliptic Curve Cryptosystem, the integer k is kept private and is often
referred to as the secret key. The point Q together with the base point B are made
public and are referred to as the public key. The security of the system, thus, relies
upon the difficulty of deriving the secret k, knowing the public points B and Q.
The main factor that determines the security strength of such a system is the size of
its underlying finite field. In a real cryptographic application, the underlying field is
made so large that it is computationally infeasible to determine k in a straightforward
way by computing all the multiples of B until Q is found.
The core of the elliptic curve geometric arithmetic is an operation called scalar
multiplication which computes kB by adding together k copies of the point B. Scalar
multiplication over elliptic curve is also referred to as exponentiation over elliptic
curve.
3.3.2 RSA Cryptography
Another well-known public key cryptosystem is Rivest, Shamir, Adleman (RSA)
which is also based on the discrete logarithm problem of over the field Fp. RSA
requires field exponentiation over Fp.
In what follows, field exponentiation is used to refer to scalar multiplication in
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elliptic curve cryptography, as well as finite field exponentiation in RSA cryptography.
A drawback of such cryptographic systems is that calculation of field exponentia-
tion remains a daunting mathematical task even to an authorized receiver using a high
speed computer. With the prevalence of public computer networks used to transmit
confidential data for personal, business and governmental purposes, it is anticipated
that most computer users will want cryptographic systems to control access to their
data. Despite the increased security, the difficulty of finite field exponentiation cal-
culations will substantially drain computer resources and degrade data throughput
rates, and thus represents a major impediment to the widespread adoption of com-
mercial cryptographic systems.
Accordingly, a critical need exists for an efficient finite field exponentiation method
and apparatus to provide a sufficient level of communication security while minimizing
the impact to computer system performance and data throughput rates.
Field exponentiation over an elliptic curve is heavily dependent on field multiplica-
tions. Point addition and doubling, which are the basic operations for exponentiation
over an elliptic curve, require many field multiplication operations.
Field multiplication is also the basic operation used to compute field exponen-
tiation in RSA cryptography, which is used in smart cards or other secure devices.
RSA requires the rapid finite field multiplication of large integers, for example 512-
or 1024-bits in length, in order to carry out finite field exponentiations.
Therefore, field multiplication is widely used in encryption/decryption, authenti-
cation, key distribution and many other applications such as those described above.
Chapter 4
Serial-serial Finite Field
Multiplication
4.1 Introduction
In this chapter, the novel serial-serial time-space mapping of finite field multiplication
will be introduced. Firstly, the chapter discusses the discard-based least-to-most finite
field multiplication algorithm. Then, the serial-serial time-space mapping of this
algorithm will be explained. Afterwards, a serial-serial multiplier for prime fields will
be designed as an example of the resulting class of multipliers. Lastly, a most-to-least
version of the mapping will be introduced.
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4.2 A Serial-serial Time-space Mapping of Finite
Field Multiplication
While developing our serial-serial multiplier, we will adopt a least-significant-digit-
first algorithm since it is more suitable for cases where there is carry propagation, i.e.
Fp. Moreover, we will perform field reduction by discarding rather than correction
since discarding shortens the critical path of each iteration in the loop.
To perform field reduction through correction, a quantity should be added to the
partial sum to make its least-significant digit become zero. Moreover, this quantity
has to be a multiple of the modulus M not to disturb the calculations. One way to
achieve this is to find a multiple of the modulus that has a least-significant digit of
µ−1. Then, the digit that is to be turned to zero would be multiplied by this number
to give a quantity that would turn the least-significant digit into zero. This is the
essence of Algorithm 3 in [49].
In our case, however, we don’t want to add this correction quantity beforehand
to make sure that the least-significant digit will be zero. Rather, we would like to
discard that digit and then correct for it in the next iteration. Correcting for this
digit is equivalent to multiplying it by µ−1, i.e. the inverse of the radix modulo M ,
and adding it again to the partial sum. This inverse, denoted Θ hereafter, is always
guaranteed to exist when gcd(µ,M) = 1. This algorithm, which is the one that we
will use to develop serial-serial field multiplication, is listed as Algorithm 1.
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4.2.1 The Adopted Finite Field Multiplication Algorithm
A least-to-most finite field multiplication of two n-digit numbers, X and Y , can be
represented by the following equation.
R = XY µ−n(modM) (4.1)
The factor µ−n is inherent in all least-to-most multiplication algorithms due to
the repeated division by µ in the n cycles of the algorithm.
Rewriting X in terms of digits, the following is obtained.
R = µ−n
n−1∑
i=0
xiY µ
i = µ−1
(
µ−(n−1)
n−1∑
i=0
xiY µ
i
)
(modM) (4.2)
Let’s denote R by Rn. Then,
Rn = µ
−1Rn−1(modM) (4.3)
where
Rn−1 = µ
−(n−1)
n−1∑
i=0
xiY µ
i = xn−1Y +
(
µ−(n−2)
n−2∑
i=0
xiY µ
i
)
= xn−1Y +Rn−2(modM) (4.4)
In general,
Ri = xiY + µ
−1Ri−1(modM), 0 ≤ i ≤ n (4.5)
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At this point, there are two options of performing the division µ−1Ri−1. The
first option is to find a multiple of M that can be added to Ri−1 to make its least-
significant digit equal to 0, thus enabling the division by µ without loss. Another
option is to perform the division despite the loss, i.e. discard the least-significant
digit, and correct for it in a later cycle. Although the first option can be used for our
purpose, we are adopting the second one since it has a higher potential of resulting
in an efficient implementation. Denoting the least significant digit of Ri−1 as qi, the
last equation can be then rewritten as
Ri = xiY + µ
−1Ri−1 + µ
−1qi(modM), 0 ≤ i ≤ n (4.6)
To perform the correction, we let Θ = µ−1 mod M , i.e. denoting the inverse of the
radix modulo M . Then, we can write
Ri = µ
−1Ri−1 + xiY + qiΘ, 0 ≤ i ≤ n (4.7)
wherein no loss is incurred. The resulting algorithm, listed as Algorithm 1, is the
one that we will use to develop our serial-serial multiplication algorithm. A visual
representation of Algorithm 1 is shown in Figure 4.1.
Algorithm 1 Discard-based Least-to-most Finite Field Multiplication
Require: 2X, 2Y < µn, 4M < µn−1
Ensure: R = XY µ−n(modM), 2R < µn
1: R−1 = 0
2: for i = 0→ n do
3: qi = Ri−1 mod µ ⊲ qi is the least-significant digit of Ri−1
4: Ri = Ri−1 div µ+ xiY + qiΘ
5: end for
6: R = Rn
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Figure 4.1: The dataflow representing Algorithm 1: Discard-based Least-to-most
Finite Field Multiplication
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Example 4.1 (Discard-based Least-to-most Finite Field Multiplication)
Let X = 1234, Y = 5678, M = 301 and µ = 10. In this case, Θ = µ−1 mod M = 271
since 271× 10 mod 301 = 1. Figure 4.2 shows how would this multiplication progress
according to Algorithm 1. The result can be confirmed by checking that 1234×5678 =
3077× 10000(modM).
To justify the limits imposed on the wordlength of the operands in Algorithm 1,
the following analysis is carried out. The wordlength is n digits. Multiplication will
take n+ 1 cycles and include n divisions by the radix µ.
R = µ−n
(
XY +
n∑
k=1
qkΘµ
k
)
(4.8)
In case of ZM , the radix will have r bits, i.e. 2
r. The wordlength would be nr.
R = 2−nr
(
XY +
n∑
k=1
qkΘ2
kr
)
(4.9)
Let α denote the maximum number of bits in X and Y .
max(X) = max(Y ) = 2α − 1 (4.10)
The modulus, M , has β bits at most. Θ is always less than the modulus.
max(Θ) = 2β − 2 (4.11)
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R−1 div µ
x0Y
q0Θ
0
222 17
0
222 17R0 div µ
x1Y
q1Θ
R1 div µ
x2Y
q2Θ
R2 div µ
x3Y
q3Θ
R3 div µ
x4Y
q4Θ
R4
q1 = 2
471 30
245
791 48 q2 = 7
611 53
71 98
751 32 q3 = 7
85 76
71 98
89 90 q4 = 8
0
82 61
73 70
+
+
+
+
+
Figure 4.2: An example on discard-based modular multiplication with X = 1234,
Y = 5678, Θ = 271, µ = 10 and n = 4.
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Moreover, the maximum value of
∑n
k=1 qk2
kr is
max
(
n∑
k=1
qk2
kr
)
= 2r(2nr − 1) = 2(n+1)r − 2r (4.12)
Given the above, the maximum value of R is
max(R) = 2−nr
[
(2α − 1)2 +
(
2(n+1)r − 2r
) (
2β − 2
)]
≤ 2α − 1 (4.13)
max(R) = 2−nr
[
22α − 2α+1 + 1 + 2(n+1)r+β − 2(n+1)r+1 − 2β+r + 2r+1
]
≤ 2α − 1
(4.14)
The division by 2nr will eliminate some terms as follows.
max(R) = 22α−nr − 2α−nr+1 + 2r+β − 2r+1 − 2β−nr+r ≤ 2α − 1 (4.15)
Setting α = nr− 1 and β = nr− r− 2 satisfies the inequaltiy and determines the
maximum number of bits for X, Y , M and R.
37
4.2.2 A Novel Serial-serial Time-space Mapping
A structure can be described to be serial-serial if all of its inputs are supplied serially,
one digit at a time, and all of its outputs are also generated serially.
Accordingly, in the first cycle, the only information available to us is the first
digit of each operand, namely, x0 and y0. Looking at figure 4.3, it can be realized
that the digit multiplication denoted by 0 can be performed since all of its inputs
are available. This digit multiplication will generate q1, namely the least-significant
digit of the current partial sum, which will be needed in the next cycle to perform the
correction. In the next cycle, x1 and y1 should be supplied in addition to the least
significant digit of Θ, namely θ0. Given that q1 has already been produced in the last
cycle, all operations marked with 1 can now be performed. In the next cycle, x2, y2,
q2 and θ1 will be available enabling operations labeled with 2.
After all inputs are supplied, i.e. in cycle 4, few cycles are required for the carries
to propagate through the structure generating the final result, one digit at a time.
To be able to formulate finite field multiplication in a serial manner, the recurrence
in Algorithm 1 has to be unfolded as follows.
R = µ−n
(
n∑
i=0
xiY µ
i +
n∑
k=0
qkΘµ
k
)
(4.16)
This can be rewritten as
R = µ−n
(
n∑
i=0
xi
n∑
j=0
yjµ
i+j +
n∑
k=0
qk
n∑
h=0
θhµ
k+l
)
(4.17)
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where xn = yn = q0 = θn = 0. This is equivalent to,
R = µ−n
(
n∑
i=0
xi
n∑
j=0
yjµ
i+j +
n∑
k=0
qk
n∑
h=0
θh−1µ
k+h−1
)
(4.18)
Since this is serial-serial, one new digit of each number will be processed each
iteration. Since it is least-to-most, the last digit to be processed will the highest-
significant digit. Denoting R by Sn, we can write
Sn = µ
−n(xnynµ
2n + xnµ
n
n−1∑
j=0
yjµ
j + ynµ
n
n−1∑
i=0
xiµ
i +
qnθn−1µ
2n−1 + qnµ
n
n−1∑
h=0
θh−1µ
h−1 + θn−1µ
n−1
n−1∑
k=0
qkµ
k +
n−1∑
i=0
xi
n−1∑
j=0
yjµ
i+j +
n−1∑
k=0
qk
n−1∑
h=0
θh−1µ
k+h−1)
= xnynµ
n + xn
n−1∑
j=0
yjµ
j + yn
n−1∑
i=0
xiµ
i +
qnθn−1µ
n−1 + qn
n−1∑
h=0
θh−1µ
h−1 + θn−1
n−1∑
k=0
qkµ
k−1 +
µ−1
[
µ−(n−1)
(
n−1∑
i=0
xi
n−1∑
j=0
yjµ
i+j +
n−1∑
k=0
qk
n−1∑
h=0
θh−1µ
k+h−1
)]
(4.19)
This can be re-written as
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Sn = xnynµ
n + xn
n−1∑
j=0
yjµ
j + yn
n−1∑
i=0
xiµ
i +
qnθn−1µ
n−1 + qn
n−1∑
h=0
θh−1µ
h−1 + θn−1
n−1∑
k=0
qkµ
k−1 +
µ−1Sn−1 (4.20)
where
Sn−1 = µ
−(n−1)
(
n−1∑
i=0
xi
n−1∑
j=0
yjµ
i+j +
n−1∑
k=0
qk
n−1∑
h=0
θh−1µ
k+h−1
)
(4.21)
In general,
Sg = xgygµ
g + xg
g−1∑
j=0
yjµ
j + yg
g−1∑
i=0
xiµ
i +
qgθg−1µ
g−1 + qg
g−1∑
h=0
θh−1µ
h−1 + θg−1
g−1∑
k=0
qkµ
k−1 +
µ−1Sg−1 (4.22)
This equation is a general description of the serial-serial least-to-most finite field
multiplication.
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θ0θ1θ2
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q1
q2
q3
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1 1
1
2
2
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2
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3
3
3 3 3
3
3
3
3 3 3 3
444
Figure 4.3: A serial-serial time-space mapping of the finite field multiplication
dataflow
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4.3 An Implementation of a Serial-serial Finite
Field Multiplier
In the previous section, a serial-serial formulation for the least-to-most finite field
multiplication operation was obtained. In this section, we will proceed by designing
a serial-serial ZM multiplier, which is a general case of the Fp multiplier. In this case,
µ will be equal to 2r, where r is the number of bits used to represent a single digit.
Noting that the product of two digits consists of two digits, i.e. ab = [ab]H 2
r +
[ab]L, where [ab]H is the high-significance digit and [ab]L is the low-significance digit,
equation 4.22 can be rewritten as
Sg =
(
[xgyg]H 2
r + [xgyg]L
)
2rg +
(
[qgθg−1]H 2
r + [qgθg−1]L
)
2r(g−1)
+
g−1∑
j=0
(
[xgyj]H 2
r + [xgyj]L
)
2rj +
g−1∑
i=0
(
[xiyg]H 2
r + [xiyg]L
)
2ri
+
g−1∑
h=0
(
[qgθh−1]H 2
r + [qgθh−1]L
)
2r(h−1)
+
g−1∑
k=0
(
[θg−1qk]H 2
r + [θg−1qk]L
)
2r(k−1) + 2−rSg−1 (4.23)
Sg can have n digits at most. Accordingly, equation 4.23 can be rewritten as
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n−1∑
l=0
S[l]g =
(
[xgyg]H 2
r + [xgyg]L
)
2rg +
(
[qgθg−1]H 2
r + [qgθg−1]L
)
2r(g−1)
+
g−1∑
j=0
(
[xgyj]H 2
r + [xgyj]L
)
2rj +
g−1∑
i=0
(
[xiyg]H 2
r + [xiyg]L
)
2ri
+
g−1∑
h=0
(
[qgθh−1]H 2
r + [qgθh−1]L
)
2r(h−1)
+
g−1∑
k=0
(
[θg−1qk]H 2
r + [θg−1qk]L
)
2r(k−1) + 2−rSg−1 (4.24)
Using equation 4.24, a serial-serial multiplier finite field multiplier can be built.
The block diagram of that multiplier, in which each cell works with a single signifi-
cance at any cycle, is shown in Figure 4.4.
Each cell has five inputs and one output. Four of the five inputs are the broadcast
lines while the fifth is the sum digit coming from the next higher cell. Meanwhile,
each cell stores its carry digit and the higher digits of the products to be used in the
next iteration. The function of each cell can be directly obtained by manipulating
equation 4.24. Based on the fact that cell d will store the values of xd, yd, θd and
qd+1, it is clear that at the g
th cycle, only the first g cells will be operational. Based
on equation 4.24, cell d has one of five operation modes based on the iteration index
g:
1. If g < d, then cell d would be idle.
2. If g = d, then cell d would accumulate the term of significance 2gr in equation
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4.24, which is [xgyg]L, meaning that the function of the cell would be defined
as:
[
S[d]g
]
c
2r +
[
S[d]g
]
s
= [xgyg]L (4.25)
In addition, it will store xg and yg as its xd and yd, respectively.
3. If g = d + 1, then cell d would accumulate the terms of significance 2(g−1)r in
equation 4.24.
[
S[d]g
]
c
2r +
[
S[d]g
]
s
= [xdyg]L + [xgyd]L + [qgθg−1]L + [xg−1yg−1]H (4.26)
In addition, it will store qg and θg−1 as its qd and θd, respectively.
4. If g = d + 2, then the cell d would accumulate terms of significance 2(g−2)r in
equation 4.24.
[
S[d]g
]
c
2r +
[
S[d]g
]
s
= [xdyg]L + [xgyd]L + [qdθg−1]L + [qgθd]L
+ [xdyg−1]H + [xg−1yd]H + [qg−1θg−2]H
+
[
S
[d]
g−1
]
c
+
[
S
[d+1]
g−1
]
s
(4.27)
5. If g > d+ 2 (the general case), then cell d would calculate the terms of signifi-
cance 2d.
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Cycle Result Cell 0 Cell 1 Cell 2 Cell 3
0 q1 x0y0
x1y0 + x0y1+1 q2 q1θ0
x1y1
x2y0 + x0y2+ x2y1 + x1y2+2 q3 q1θ1 + q2θ0 q2θ1
x2y2
x3y0 + x0y3+ x3y1 + x1y3+ x2y3 + x3y2+3 q4 q1θ2 + q3θ0 q2θ2 + q3θ1 q3θ2
x3y3
4 r0 q4θ0 q4θ1 q4θ2 ←
5 r1 ← ← ←
6 r2 ← ←
7 r3 ←
Table 4.1: Time-Space mapping of serial-serial Fp multiplication
[
S[d]g
]
c
2r +
[
S[d]g
]
s
= [xdyg]L + [xgyd]L + [qdθg−1]L + [qgθd]L
+ [xdyg−1]H + [xg−1yd]H + [qdθg−2]H + [qg−1θd]H
+
[
S
[d]
g−1
]
c
+
[
S
[d+1]
g−1
]
s
(4.28)
Figure 4.5 shows the general structure of this multiplier cell. As it can be clearly
seen, only serial communication of the input and output operands is used. Table 4.1
summarizes this procedure for n = 4.
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Cell 0 Cell 1 Cell n− 1
xg
yg
θg−1
qg
Figure 4.4: A serial-serial finite field multiplier
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Radix-2r
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Radix-2r
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Radix-2r
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xgygqg θg−1
[
S
[d+1]
g−1
]
s
[
S
[d]
g
]
s
[
S
[d]
g
]
c
Cell d
Cycle g
H L H L H L H L
Figure 4.5: A cell of the serial-serial finite field multiplier
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4.4 Most-to-least Serial-serial Finite Field Multi-
plication
Since there is no carry propagation in Fpm arithmetic, multiplication can be performed
starting from high- to low-significant digits. The most important advantage over the
least-to-most algorithm is that the operands and the outputs will be represented in the
usual domain rather than in the Montgomery domain. In other words, no conversion
is required before or after the multiplication. Most-to-least finite field multiplication
can be achieved by correcting for the most-significant digit of the partial sum. In
this case, the correction factor Θ would be equal to µn mod M . Algorithm 2, which
is the most-to-least counterpart of Algorithm 1, represents this operation. A visual
representation of this algorithm is shown in figure 4.6.
Algorithm 2 Discard-based Most-to-least Finite Field Multiplication
Require: X,Y ∈ Fpm
Ensure: R = XY (modM), R ∈ Fpm
1: R−1 = 0
2: for i = 0→ n− 1 do
3: qn−i = Ri−1 div µ
n−1 ⊲ qn−i is the most-significant digit of Ri−1
4: Ri = µRi−1 + xn−i−1Y + qn−iΘ
5: end for
6: R = Rn−1
The most-to-least finite field multiplication grid can be mapped in a serial-serial
manner in the same way that has been applied earlier, as shown in Figure 4.7.
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q3
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b
cout sout
a
µcout + sout = ab+ sin + cin
cin
Figure 4.6: Most-to-least finite field multiplication dataflow
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q1
q2
q3
Figure 4.7: A serial-serial time-space mapping of the most-to-least finite field multi-
plication dataflow
Chapter 5
Enhanced Implementations
5.1 Introduction
This chapter discusses some enhancements that can be applied while implementing a
serial-serial finite field multiplier in order to reduce the size of the structure and/or
increase its throughput.
Although these changes will be materialized here using the Fp multiplication struc-
ture that has been designed in Chapter 4, their application is by no means limited
to that structure. Any serial-serial structure that follows from our results can be
enhanced accordingly.
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Cycle Result Cell 0 Cell 1
0 q1 x0y0
1 q2 x1y0 + x0y1 + q1θ0 x1y1
2 q3 x2y0 + x0y2 + q1θ1 + q2θ0 x2y1 + x1y2 + q2θ1
3 q4 x3y0 + x0y3 + q1θ2 + q3θ0 x3y1 + x1y3 + q2θ2 + q3θ1
4 r0 {x2y2}+ q4θ0 q4θ1
5 r1 {x2y3 + x3y2 + q3θ2} {x3y3}
6 r2 {q4θ2} ←
7 r3 ←
Table 5.1: New time-space mapping of serial-serial Fp multiplication
5.2 An Area-efficient Implementation
Upon studying table 4.1, it can be noticed that during the second half of the cycles,
digit multipliers in the cells are all idle. Moreover, cells at the upper half are idle half
of the cycles.
It is possible, through remapping the operations to cells, to reduce the number of
required cells by 50% without modifying the internal design of the cell, resulting in
a reduction of the required area by the same percentage. Table 5.1 shows the new
mapping in which only half of the cells are used. Shifted calculations are surrounded
by curly braces.
The only change that is required to take advantage of the new mapping is to
supply the upper half of the inputs twice. This is easily achievable through buffering
them for n/2 cycles. The new structure is shown in Figure 5.1.
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n
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− 1
xg
yg
θg−1
qg
n/2
n/2
n/2
n/2
Figure 5.1: An area-efficient implementation of the serial-serial finite field multiplier
53
5.3 A Systolic Array Implementation
A systolic array is defined as a regular array of similar processing cells with localized,
regular interconnection. Systolic arrays are very attractive for an implementation due
to the following:
• Regular cell design enables high-density VLSI implementations, which leads
directly to higher performance and lower overhead.
• Strict local interconnection eliminates routing problems associated with broad-
cast lines.
• Power consumption is reduced due to the reduced logic depth.
To implement the proposed serial-serial finite field multiplier as a systolic array,
it is required to insert delays into the four broadcast lines that carry the inputs.
This can be achieved by repositioning each other delay from between the cells to
the broadcast lines, as shown in Figure 5.2. Such modification preserves the original
functionality of the structure. To achieve regularity, each pair of consecutive cells are
grouped into a single cell of the systolic array.
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xg
yg
θg−1
qg
Cell 1 Cell 2 Cell 3
Figure 5.2: A systolic implementation of the serial-serial finite field multiplier
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5.4 A Pipelined Implementation
Pipelining is a technique in which a functional unit is segmented such that it can
accept new operands every cycle while the generation of the output takes more than
one cycle. Although pipelining is achieved by inserting delays into the datapath,
increasing the required area, the potential for multiplying the throughput of the
functional unit makes the net effect worthwhile.
Pipelining a structure in which the dataflow is uni-directional is a trivial task.
However, when there exist feedback links, delays cannot be inserted unless some
conditions (the cut-set rules) are satisfied.
As it is, Algorithm 1 does not allow pipelining because of the dependency of each
iteration on the one directly preceding it. In order to be able to pipeline our structure,
Algorithm 1 has to be modified to allow pipelining by breaking the dependency be-
tween consecutive iterations. This can be achieved through correcting for a discarded
digit in an later iteration rather than in the directly following iteration.
Let δ denote the number of iterations for which the correction is delayed, i.e. the
digit generated in iteration i will be corrected for in iteration i + δ, and let Θ =
µ−δ mod M . Then, Algorithm 1 can be rewritten to enable pipelining as Algorithm
3.
Note that Algorithm 3 reduces to Algorithm 1 when δ = 1. Using this algorithm,
it is possible to pipeline the cells of serial-serial finite field multiplication structure
to any number of stages by setting δ to that number. For example, Figure 5.3 shows
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Algorithm 3 Discard-based Least-to-most Finite Field Multiplication with Delayed
Correction for δ Cycles
Require: 2X, 2Y < µn, 4M < µn−1
Ensure: R = XY µ−n−δ+1(modM), 2R < µn
1: R−1 = 0, R−2 = 0, . . ., R−δ = 0
2: for i = 0 . . . n+ δ − 1 do
3: qi = Ri−δ mod µ ⊲ qi is the least-significant digit of Ri−δ
4: Ri = Ri−1 div µ+ xiY + qiΘ
5: end for
6: R = Rn+δ−1
the resulting structure with δ = 4, i.e. with 4 pipeline stages.
5.5 A Scalable Implementation
Scalability is defined as the ability to perform high-precision operations using low-
precision units. This is especially important in cryptographic applications due to the
continuous growth of cryptographic parameters to satisfy security requirements. For
an unscalable operation, it would be required to replace the hardware whenever the
operand wordlength is changed.
Multiplication is an inherently scalable operation since sub-words can be multi-
plied independently and the final result would be the sum of the results of all sub-word
products aligned to the correct significance. The same applies to finite field multipli-
cation since it can be partitioned into two overlapping integer multiplications.
Equation 4.18 can be rewritten in a scalable way as follows. Let ǫ denote the size
of the sub word in digits. Then, equation can be rewritten as
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R = µ−n
(
n∑
i=0
xi
n∑
j=0
yjµ
i+j +
n∑
k=0
qk
n∑
h=0
θh−1µ
k+h−1
)
= µ−n
n/ǫ−1∑
φ=0
n/ǫ−1∑
τ=0
µ(φ+τ)ǫ
(
ǫ−1∑
i=0
xi+φǫ
ǫ−1∑
j=0
yj+τǫµ
i+j
+
ǫ−1∑
k=0
qk+φǫ
ǫ−1∑
h=0
θh−1+τǫµ
k+h−1
)
(5.1)
where τ and φ denote the block indecies. This can be rewritten as
R = µ−n
n/ǫ−1∑
φ=0
n/ǫ−1∑
τ=0
µ(φ+τ)ǫ
(
S
(φ,τ)
ǫ−1
)
(5.2)
where S
(φ,τ)
ǫ−1 is defined as
S
(φ,τ)
ǫ−1 =
ǫ−1∑
i=0
xi+φǫ
ǫ−1∑
j=0
yj+τǫµ
i+j +
ǫ−1∑
k=0
qk+φǫ
ǫ−1∑
h=0
θh−1+τǫµ
k+h−1 (5.3)
The expression for S
(φ,τ)
ǫ−1 , which describes the functionality of a single block, is
in fact the same as the expression in equation 4.18, which describes the whole mul-
tiplication operation. The summations signified by the outer summations can be
implemented in any way as long as the relative significance of blocks is taken into
consideration. Similarly, the block multiplication can be implemented in any suitable
way. In other words, the previous equation defines two two-dimensional summations,
each of which can be implemented in any suitable way.
Implementing the block multiplication in a serial-serial manner is achieved by
58
defining S
(φ,τ)
ǫ−1 as a serial-serial recurrence as follows.
S
(φ,τ)
ǫ−1 = xǫ−1+φǫyǫ−1+τǫµ
2(ǫ−1)
+xǫ−1+φǫ
ǫ−2∑
j=0
yj+τǫµ
ǫ−1+j + yǫ−1+τǫ
ǫ−2∑
i=0
xi+φǫµ
ǫ−1+i
+qǫ−1+φǫθǫ−2+τǫµ
2(ǫ−1)−1
+qǫ−1+φǫ
ǫ−2∑
h=0
θh−1+τǫµ
ǫ−2+h + θǫ−2+τǫ
ǫ−2∑
k=0
qk+φǫµ
ǫ−2+k
+µ−1S
(φ,τ)
ǫ−2 (5.4)
Independently, the outer summations can also be implemented in a serial-serial
manner. It should also be noted that while implementing a scalable finite field multi-
plier, it is possible to map the blocks to one or more block multipliers. The blocks can
be evaluated and accumulated in any order provided that the accumulation mecha-
nism takes care of the respective significance of the blocks. Also, the internal structure
of each block multiplier is flexible itself, i.e. any multiplication algorithm can be used
to implement the block multiplier, including serial-serial multiplication as already
illustrated.
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Figure 5.3: A pipelined implementation of the serial-serial finite field multiplier
Chapter 6
Conclusion
6.1 Introduction
This chapter concludes the thesis by outlining the contributions achieved. Moreover,
it discusses some of the open problems for future work.
6.2 Summary of the Contributions
In this thesis, the following has been achieved:
1. An inherently serial-serial formulation of finite field multiplication operation
has been introduced.
2. A serial-serial prime field multiplier has been designed as an example of the
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resulting new class of serial-serial finite field multipliers.
3. Modifications have been applied to the example multiplier to reduce its area by
50%, increase its throughput, impelement it as a systolic array, and exploit its
inherent scalability.
6.3 Future Work
The proposal of this new time-space mapping opens the way for future work in various
dimensions. For example,
• Alternative algorithms: The algorithm adopted for creating a serial-serial
finite field multiplier is one of many other algorithms for finite field multiplica-
tion. It may be possible to get better formulations using other algorithms.
• Performance issues: The multiplier that was designed as an example is by
no means optimized for maximum performance. Better performance can be
certainly achieved through low-level optimizations.
• Serialization methodology: The methodology applied in this work to map
a dataflow into a serial-serial structure can be used to serialize other arithmetic
operations.
Nomenoclature
Fq: The finite field of order q.
ZM : The set of integers modulo M .
µ: The representation radix.
M : p in Fp, G(x) (the generator polynomial) in Fpm , and M in ZM .
X: The multiplier.
Y : The multiplicand.
R: The finite field multiplication result.
Θ: A constant derived from M used to correct for discarded digits.
Si: A serial-serial partial-sum.
qi: A discarded digit.
δ: The number of delay cycles in a pipelined finite field multiplication structure.
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